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This paper presents a systematic analysis of the
harmonic distortion in Σ∆ modulators (Σ∆Ms) imple-
mented with fully-differential switched-current (SI)
circuits. Closed form expressions are derived for the
third-order harmonic distortion in both lowpass and
bandpass Σ∆Ms. For the latter, the third-order intermo-
dulation distortion is also deduced. Time domain
behavioral simulations validate our approach.(*)
1. Introduction
The trend towards the realization of mixed-signal
systems on chip has motivated exploring analog design
techniques compatible with standard, digital CMOS
technologies. This is the case of switched-current cir-
cuits (SI) [1], which during the last ten years have been
used for different analog functions, including filtering
[2] and A/D conversion [3]. Particularly, several SI
Σ∆Ms have been reported, for lowpass signals [4] [5],
as well as for bandpass signals [6].
Performances reported to date for SI Σ∆Ms are
lower than for state-of-the-art SC Σ∆Ms [7]. For
instance, [5] obtains 13-bit for lowpass voice band sig-
nals, while [6] obtains 9-bits for bandpass signals in the
AM bandwidth. Among other reasons, such lower per-
formances are motivated by larger influence of SI
non-idealities, as compared to SC ones, and by incom-
plete modeling of their influence [8][9][10][11]. Par-
ticularly, harmonic distortion is recognized as one of
the most important SI performance-degrading nonli-
nearities.
Error mechanisms responsible for harmonic dis-
tortion include: threshold voltage mismatch, non-linear
finite output-input conductance ratio, charge injection,
and settling error. Their influence on memory cell dis-
tortion has been analysed elsewhere [8][9]. However,
only the charge injection error analysis has been
extended to lowpass SI Σ∆Ms [10]. Based on the har-
monic distortion analysis of SI blocks, this paper
presents closed-form equations for third-order distor-
tion coefficients of SI integrators, resonators and both
lowpass and bandpass Σ∆Ms. The analyses presented
here have been validated by time-domain behavioral
simulations [11] and are illustrated through results per-
taining to the harmonic distortion due to charge injec-
tion and non-linear output-input conductance ratio.
2. Non-linear modeling of the memory cell opera-
tion
Fig.1 shows a simple, second-generation memory
cell. Ideally, the output current is a half-delayed
inverted version of the input †
(1)
According to [1], its main non-idealities are: finite
output-input conductance ratio error (represented by
), incomplete settling error ( ), charge injection
error ( ) and thermal noise. In the presence of these
errors, the output current can be generically expressed
as
(2)
where stands for the offset current at the output,
is the linear gain error, is the thermal noise con-
tribution and  represents the non-linearity.
We will assume that the memory cell reaches the
steady state before the end of the sampling phase and,
consequently, settling error will not be considered.
Besides, thermal noise and offset current, will not be
included in our analysis because they do not contribute
to the harmonic distortion. Regarding , it will be
expressed as a polynomial function of the input current
 [8][9]
(3)
where  have different expressions for each error.
Taking into account the above considerations,
expression (2) can be simplified into,
(4)
†. We use the notation io,n to represent io(nTs), where Ts is the
sampling period.
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 Fig. 1: Second-generation current memory cell.
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For illustration purposes, Table 1 shows ,
and when the memory cell is degraded by charge
injection [9], and non-linear output-input conductance
ratio error. For the latter, it has been assumed that the
memory transistor transconductance depends on the
input signal as , with
being the operating-point transconductance. In
Table 1, represents the quiescent excess
overdrive voltage; is the offset introduced by
the charge injected; is the memory switch capac-
itance; is the output conductance and is the
gain of the amplifier stage used either to reduce the out-
put conductance (in regulated-cascode memory cells),
or to increase the input conductance (in folded regu-
lated-cascode memory cells). Note that for
the simple memory cell.
Assuming that the input current of the memory
cell in Fig.1 is a sinusoidal signal of amplitude , the
output current will contain harmonics of the input sig-
nal frequency . The -order harmonic distortion,
, is defined as the ratio of the output signal ampli-
tude at frequency to the linear output amplitude.
For our analysis, we will assume fully-differential
memory cells. Thus, even powers of the input current
in (4) can be considered negligible. On the other hand,
assuming that the third-order harmonic is dominant,
(4) can be simplified into
(5)
In this case, the Total Harmonic Distortion
( ) is approximately equal to  and given by
(6)
3. Harmonic distortion in fully-differential SI inte-
grators
Fig.2 shows the schematic of a fully-differential
LDI SI integrator. It is composed of two cells, and an
output stage. In the following, it will be assumed that
the operation of the memory cells is described by (5).
Although these memory cells are simple, our analysis
can be extended to enhanced memory cells − cascode,
regulated-cascode or folded regulated-cascode − by
conveniently changing the expressions of  and .
The operation of the integrator is as follows. After
clock phase , which goes on for , the differen-
tial drain current of the memory cell 2, is given by
(7)
where represents the differen-
tial drain current of memory cell 1.
After clock phase ,
(8)
Assuming that the output stage (represented in
Fig.2 as a simple current mirror) is ideal, the output
current of the integrator is given by
(9)
From (7), (8) and (9) it can be derived that the output
current of the integrator is
(10)
where
(11)
Assuming that and performing a
Taylor series expansion of (10), obtains
(12)
where
(13)
Thus, the analysis of an SI integrator formed by
memory cells with non-linear errors can be accom-
plished considering an integrator formed by memory
cells with linear gain errors whose input signal is equal
to (13). The equivalent distortion at the integrator input
can be estimated by analysing the harmonic content of
such an expression.
For this purpose, let assume that the input current
is a sinusoidal signal of amplitude and frequency .
In this case, the output current of the integrator will be
a periodic signal, being the amplitude of its fundamen-
tal harmonic approximately given by
(14)
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On the other hand, we will suppose that the output
of the integrator can be approximated by its first har-
monic, so that
(15)
where is the sampling period. Substituting (14) and
(15) in (12) and performing a Fourier series expansion,
it can be shown that the third-order harmonic is
(16)
The amplitude of the third-order harmonic at the inte-
grator input derived from (16) is
(17)
The amplitude of the third-order harmonic
referred to the integrator output can be obtained by
multiplying (17) by the module of the integrator trans-
fer function
(18)
The third-order harmonic distortion referred to the
integrator output is calculated by dividing the above
expression by , giving
(19)
The above expression has been derived for the
general case and hence, it can be used to predict the
harmonic distortion in SI fully-differential integrators
due to any error except for the settling.
As an application, let assume that the integrator in
Fig.2 is ideal except for the charge injection error. The
theoretical prediction of the third-order harmonic dis-
tortion for this integrator is computed by substituting
the corresponding expressions of and (see
Table 1)†† in (19).
Fig.3 plots vs. and compares the
theoretical model with time-domain simulations using
the SI behavioral simulator described in [11]. In this
example: , (com-
mom mode signal) , and .
Note that, both the linear and the non-linear gain errors
increase with . Their effects on the harmonic
distortion are well predicted by the model. On the other
hand, the influence of the integrator gain is also consid-
ered by changing the input signal frequency. Several
values of have been applied showing a good agree-
ment with simulations.
4. Harmonic distortion in SI lowpass Σ∆ modula-
tors
Fig.4 shows the block diagram of a second-order
lowpass Σ∆ modulator (2ndLPΣ∆M) based on LDI
integrators. Modelling the quantizer as an additive
white noise source [12], the z-domain modulator
output is given by
(20)
where and represent the input and the out-
put of the modulator. In the ideal case, the Signal
Transfer Function ( ) and the quantization
Noise Transfer Function ( ) are respectively
given by
(21)
For our analysis, the following considerations have
been taken into account:
• The harmonic distortion referred to the modulator
input is equal to the harmonic distortion referred to
the modulator output. This is because the gain of
 is unity.
• The harmonic distortion referred to the first inte-
grator input is added directly to the input signal.
Thus, it is not attenuated in the base band. On the
contrary, the contribution of the second integrator
to the harmonic distortion is attenuated by the gain
of the first integrator. For this reason, only the first
integrator contribution has to be considered for the
analysis.
Assuming that the transfer function of the first
integrator is given by (14), it can be shown that the
erroneous signal transfer function of a modulator like
that shown in Fig.4 is given by
(22)
††. These expressions correspond to a single-ended
memory cell. For the case of fully-differential, has
the same value and .
io n, Io 2pif inT s( )cos≅
T s
i3 f i n,
ξ3Io3
4 1 ξ1–( )
----------------------[ 6pi f inT s( ) +cos≅
6pi f i n 1–( )T s( )]cos+
AH 3, i3 f i n,
ξ3Io3
2 1 ξ1–( )
---------------------- 3pi f iT s( )cos≅≡
AH 3,
out ξ3Io3
4 1 ξ1–( )
---------------------- 3pi f iT s( )cot=
Io
HD3
AH 3,
out
Io
------------≡
ξ3I i2
16 1 ξ1–( )
-------------------------
3pi f iT s( )cot
pi f iT s( )sin[ ]
2----------------------------------
=
ξ1 ξ3
ξ1
ξ3 ξ3 4⁄→
HD3 Csw Cgs⁄
V gs V T–( )Q 0.1V= V off 0=
V T 1V= Ibias 200µA=
Csw Cgs⁄
f i
Fig. 3: Third-order harmonic distortion in Fully-Differential LDI
SI integrators due to non-linear . HD3 vs. .εq Csw Cgs⁄
HD3 (dB)
Calculated
Simulated, fi=fs/8
Simulated, fi=fs/16
Simulated, fi= fs/32
Csw Cgs⁄ (%)
0 0.02 0.04 0.06 0.08 0.1-140
-120
-100
-80
-60 I i 40µA 0.2Ibias( )=
E z( )
Y z( ) STF z( )X z( ) NTF z( )E z( )+=
X z( ) Y z( )
STF z( )
NTF z( )
STF z( ) z
1–
= NTF z( ) 1 z
1–
–( )2=
+
−
z–
1 2⁄–
1 z 1––
------------------
z–
1 2⁄–
1 z 1––
------------------
z 1 2/– z 1 2/–
X(z) Y(z)
ComparatorIntegrator1
+
+
Integrator2
DAC
2
 Fig. 4: Block diagram of the 2nd-order lowpass Σ∆ modulator.
STF z( )
STF
err
z( )
1 ξ1–( )z 1–
1 2ξ1z 1– ξ1z 2–+ +
---------------------------------------------≅
On the other hand, obviating the quantization
noise, and assuming that , the expressions for
the first integrator input and output amplitudes are
respectively given by
(23)
(24)
Substituting (24) in (17) and dividing the result by
the amplitude of the modulator input signal
, obtains the third-order harmonic distor-
tion at the modulator output as follows:
(25)
where represents the oversampling
ratio.
The above expression has been validated by time-
domain behavioral simulation. Fig.5 illustrates the har-
monic distortion of the modulator in Fig.4 assuming
that their memory cells are ideal except for the charge
injection error. Fig.5(a) compares the predictions of
(25) with simulations by plotting as a function of
the ratio . In this figure, the DAC reference
current is while the input amplitude
is . Fig. 5(b) shows a simulated output
spectrum for and
%. The predicted data for the third-
order harmonic distortion is dB which
agrees with the simulated data ( dB).
5. Harmonic distortion in SI bandpass Σ∆ modula-
tors
A. Harmonic distortion in SI resonators
Most of bandpass Σ∆ modulators reported in the
literature obtain their architecture by applying the
transformation to the corresponding low-
pass Σ∆ modulators [12]. As a consequence of this
transformation, the original integrators become resona-
tors with a transfer function given by
(26)
The value of depends on the transfer function of the
original integrator. There are many filter structures
which implement (26) [12]. Fig.6 shows the block dia-
gram of one based on LDI integrators. This structure is
advantageous as compared to the others because it
remains stable under changes in the loop coefficients.
Let assume that the integrators which form the res-
onator in Fig.6 are implemented as shown in Fig.2. In
the presence of non-linear errors, they can be described
by (12) and, hence, the difference equations which
describe the behavior of the resonator are
(27)
(28)
where and are respectively the input and the out-
put of the first integrator in the loop (see Fig.6) while
and are respectively the input and the output of
the resonator.
Solving for in (28), substituting it in (27) and
assuming that , result in the following
difference equation
(29)
where
(30)
Assuming that is a sinusoidal signal of ampli-
tude , will be a periodic signal, being the ampli-
tude of its fundamental harmonic
(31)
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As for the case of the integrator, the output current
of the resonator can be approximated by its fundamen-
tal harmonic, which can be generically expressed as
(32)
where and is
the phase delay caused by the resonator.
Substituting (32) in (30), and performing a Fourier
series expansion, it can be shown that the third-order
harmonic is
(33)
where , and has been
assumed.
From (33) it can be derived that the amplitude of
the third-order harmonic at the resonator input is
(34)
Following the same procedure as in Section 3, the
third-order harmonic distortion at the resonator output
can be found by multiplying (34) by the resonator gain
and dividing this result by . This gives
(35)
where .
As an application of the previous analysis, let
assume that the resonator in Fig.6 is formed by
fully-differential regulated-folded cascode memory
cells like that shown in Fig.7. Because of the input
feedback loop (which increases the input conduct-
ance), this memory cell exhibits a third-order dynam-
ics. It can be shown that the current source named
(see Fig.7) has to be taken as large as possible in order
to obtain an overdamped settling response. However,
large values of may force some transistors to leave
the saturation region, thus causing a non-linear
dependence of the input voltage on the input signal.
This behavior can be modeled as
(36)
where and are respectively the differential
input voltage and the differential drain current of each
memory cell. Coefficients and , which are func-
tion of , were extracted from DC nominal HSPICE
simulations. It can be shown that
(37)
where is the output conductance of the memory
cell. Thus, the harmonic distortion of the resonator can
be calculated by simply substituting (37) in (35).
Fig.8 compares theoretical results with simula-
tions by plotting as a function of for differ-
ent values of . Note that, as a consequence of
changing both the linear and the non-linear error, the
harmonic distortion does not increase with . This is
well predicted by the model. Because of the resonator
open loop gain is too high, the input amplitude was
chosen to be small ( ) in order to keep
memory transistors in the saturation region.
B. Harmonic distortion in SI 4th-order bandpass Σ∆
modulators
Fig.9 shows the block diagram of a fourth-order
bandpass Σ∆ modulator (4thBPΣ∆M) based on LDI
loop resonators like that shown in Fig.6. Modelling the
quantizer as an additive white noise source and
considering that the integrators are ideal, the z-domain
equations that describe the behavior of the modulator
are:
(38)
where and represents respectively the
input and the output of the modulator; and
are the input and the output of the first integrator;
and are the input and the output of the first
resonator.
Only the contribution of the first resonator will be
io n, Io φn( )cos≅
φn 2pi f iT sn Φ f i ξ1,( )+= Φ f i ξ1,( )
i3 f i n,
ξ– 3Io3
1 2ξ1–
-----------------[(12-- 6pi f i'T s+ ) 3φn( ) +cos≅
+ 3pi f i'T s( ) 3φn( )]sin
f i' f i f s 4⁄–= f i'T s 1«
AH 3, i3 f i n,
ξ3Io3
2 1 2ξ1–( )
------------------------- 1 12pi f i'T s+( )≅≡
Io
HD3
ξ3I i2
384 1 2ξ1–( ) pi f i'T s( )3 1 χ2+( ) 1 χ
2
9-----+
-----------------------------------------------------------------------------------------------≅
χ ξ1 pi f i'T s( )⁄=
b4 φ1Mcp
Mrp
Ibr
2Ibias
Mcn
Mrn
b4
b2
b3
b2
b3b3
φ1
φ1 φ1
b1b1
Mp Mn
ii+ ii-
2IbiasIbias
Mb
Regulated
Cascode
Stage
 Fig. 7: Fully-differential regulated folded-cascode memory cell.
Ibr
Ibr
V id r1ID r3ID
3
+=
V id ID
r1 r3
Ibr
ξ1 2goutr1–≅ ξ3 2goutr3–≅
gout
HD3 Ibrf i'
Ibr
I i 0.6µA=
Fig. 8: Harmonic distortion at the output of a SI resonator caused by
the non-linear input impedance of regulated folded cascode
memory cells.
80 90 100 110 120-100
-90
-80
-70
-60
-50
-40
HD3(dB)
Ibr µA( )
Ii 0.6µA=
Calculated
Simulated,
Simulated,
f i' 0.001 f s=
f i' 0.004 f s=
E z( )
Y z( ) z 2– X z( ) 1 z 2–+( )2E z( )+=
I1 z( ) X z( ) z 2– Y z( )– 2Io z( )–=
I2 z( )
z 1 2⁄––
1 z 1––( )-------------------- I1 z( )=
Io
z 1–
1 z 2–+
---------------- X z( ) z 2– Y z( )–( )=
X z( ) Y z( )
I1 z( ) I2 z( )
I i z( ) Io z( )
considered for the analysis of the distortion. This is
because the contribution of the second resonator is
attenuated by the gain of the first resonator in the signal
band.
From (38), the amplitude of the resonator output
can be written as
(39)
where is the amplitude of the modulator input. Tak-
ing into account the effect of the linear gain error
on the integrators, it can be shown that the above
expression is modified as follows:
(40)
Substituting (40) in (34) and dividing by the
third-order harmonic distortion at the modulator output
is approximately given by
(41)
In bandpass signal processing, the third-order
intermodulation distortion, is more appropriate
for measuring distortion than . Let assume that
the modulator input consists of two sinusoidal signals
of the same amplitude and different frequencies and
. If the memory cells which form the modulator are
degraded by non-linear errors, the modulator output
spectrum presents intermodulation harmonics of the
input signals. Among them, the most significant is
, which is defined as the amplitude of the output
at and related to the linear output
amplitudes at . It can be shown that is
related to  as
(42)
For illustration, Fig.10(a) compares simulation
results to theoretical data by plotting against
for different values of the DAC reference current
. Fig.10(b) shows the output spectrum of the
modulator for and . The
predicted value for is -53dB which agrees with
the simulated value (-51dB).
Conclusions
The impact of main SI errors on the harmonic dis-
tortion in both lowpass and bandpass Σ∆ modulators
has been analysed. Closed form equations for the third-
order harmonic distortion and the third-order intermo-
dulation distortion of their main blocks are also pro-
vided. General expressions are derived which can be
particularized for each SI error. All results are vali-
dated by time-domain behavioral simulations [11].
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Fig. 9: Block diagram of the 4th-order bandpass Σ∆ modulator.
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